

Design of Clocked Pair Shared Flip Flop Using low Power Techniques

Priyadarshini (Author)

Abstract— In the past, the major issue of the VLSI designer were area, cost, performance, and reliability; power consideration was mostly of only inferior importance. But over the last few years power in the circuit is the major problem now days which is being faced by the very large scale integration industries. The power dissipation in any circuit is usually take place by the clocking system which includes the clock distribution system and sequential elements (flip flops and latches) in it. The amount of power dissipation by any clock distribution system and sequential circuit in any chip is about of 30% to 60% of the total chip power dissipation by the circuit. Clock is the most important signal present in the chip. Clock signals are synchronizing signals which provide timing references for computation of any work in synchronous digital systems. In this paper the power of the sequential circuit is reduced which in reference reduce the overall power of the chip. Here different low power techniques for the lowering static power dissipation are used in the sequential circuit are surveyed.

Index Terms— Stack effect, Sleepy effect, Static power reduction, Low power.

I. INTRODUCTION

In the past, the major importance's given by the VLSI designer were area, cost, performance and reliability; the field of power was mostly considered of only inferior importance. But in recent years, however, this is getting change and increasingly, power is being given similar importance same as the area and the speed. There are several factors which focus light towards the power factor of the chip or design. In high-speed implementation of any circuit and complex functionality applications with low power consumption of the circuit is of critical concern. The art of the power analysis and its optimization of the integrated circuits is very important in the chip designing procedure. The need of the low power chips and the system are driven importance by both in the business and the technical fields. There are generally four sources of power dissipation in digital CMOS circuits. They are: switching (or dynamic) power, short-circuit power, leakage power, and static power.

Manuscript received Feb 2014.

Priyadarshini, Master of Engineering (VLSI Design), Electronics & Telecommunication Engineering, Shri Shankaracharya Groups of Institution, Faculty of Engineering & Technology, Bhilai (C.G.) (India)

These are summarized in the following

$$P_{avg} = P_{switching} + P_{short\ circuit} + P_{leakage} + P_{static}$$

$$= \alpha C_L V_{dd}^2 f + I_{sc} V_{dd} + I_{leak} V_{dd} + I_{static} V_{dd}$$

The switching power $P_{switching}$ consists of the activity factor α , or the average number of transitions for a circuit node per clock cycle, the load capacitance C_L switched, and the power supply voltage V_{dd} which is mostly in the cases the voltage is always equal to the supply voltage ($V=V_{dd}$). The short-circuit

power is controlled by the current that flows between V_{dd} and ground I_{sc} . This current flows in static CMOS logic when both the P_{pullup} and $N_{pulldown}$ networks are on simultaneously during an output transition. I_{leak} the main component of the leakage power is current due to leakage through reverse-biased PN junctions and sub threshold conduction of MOSFETs. Finally, static power is due to designed current sources, like biasing networks for linear amplifiers, whose current sums to I_{static} .

Here clocking system is the main point in the chip configuration [1]. The clock network constitutes one of the most important segments of a synchronous VLSI chip as it can significantly influence the speed, area, and power dissipation of the system. The carefully design of the clocking system is generally a neglected in the design process. The reason of this is that the older chip had higher tolerance to the change in the clock signal and had less execution timing requirements. However with the increase in the demand of the high speed operation the design of the clocking system has being very important concern in the chip. The system timing specifications are executed using clocking system.

There are large numbers of methods available to reduce the energy and power consumption of a chip in a circuit. There are many approaches which focus on circuit and its application specific techniques, There are techniques for power reduction that are non-application specific, which includes widely popular techniques such as voltage scaling, frequency scaling and leakage power reduction [2]. Voltage scaling combined with frequency scaling is very popular because reducing the supply voltage of a CMOS circuit lowers the active and leakage power polynomials, while only reducing the frequency linearly. The dynamic power loss has been dominant culprit in the past, static power loss has become a considerable contributor to power consumption in nanoscale technologies due to leakage currents. One of the main causes of static power loss is leakage currents. There are wide varieties of techniques designed to reduce leakage currents as the power dissipation by this has become one of




Fig 2 Sleep Transistor Approach

B. Sleepy Stack Technique:

Sleepy stack approach is the combination of Sleep approach and forced transistor technique approach. The forced transistor breaks the transistor into two halves which thereby reduces the leakage power. Here sleep transistor technique retains the same logic state and saves the power when it is in sleep mode. In this approach we use two additional sleep transistors parallel to the existing sleep transistor, here thereby the area and delay gets increased. Here during idle mode, sleep transistors are turned off and the power is substantially reduced. But during active mode, sleep transistors are on and here delay is reduced as there is active resistance path.




Fig. 3 Sleepy Stack Approach

C. Sleepy Keeper Technique:

In this approach, a PMOS transistor is placed in parallel to the pull up sleep transistor and a NMOS is placed parallel to pull down sleep transistor. When they are in sleep mode, here the NMOS is the only source of V_{DD} to the pull up network as the sleep transistor is turned off here. When they are in active mode, PMOS is the only source of ground to pull down network as at this time the sleep transistor is turned on. Here due to the presence of sleep transistor, the resistance of the ON path gets increased which by default decreases the propagation delay. The main advantage of this approach is that it retains the logic state of the circuit.




Fig. 4 Sleepy Keeper Approach

D. Dual Sleep Technique:

The dual sleep approach utilizes the advantage of using the two extra pull-up and two extra pull-down transistors in the sleep mode either in the OFF state or in the ON state. Here in the circuit since the dual sleep portion can be made common to all the logic circuitry, so a less number of transistors is needed to apply a certain logic circuit.




Fig. 5 Dual Sleep Approach

E. Dual Stack Technique:

In dual stack transistor approach 2 PMOS is placed in the pull down network and 2 NMOS is placed in the pull-up network. The advantage of this approach is that here NMOS degrades the high logic level while the PMOS degrades the low logic level. As compared to the previous approaches this approach requires greater area. Another disadvantage is that the delay is also increased here.




Fig. 6 Dual Stack Approach

IV. Experimental Methodology

We compare the various approaches explained earlier namely; sleep transistor approach, sleepy stack approach, sleepy keeper approach, dual sleep approach and dual stack approach. Thus, we compare five design approaches in terms of power consumption for Conditional Pair Shared Flip Flop (CPSFF). We use HSPICE for Simulation purpose to estimate delay and power consumption. Area is estimated with the help of MICROWIND. All considered approaches are evaluated for the performance by using a single, low-Vth for all transistors. Dual Vth technology is applied and tested only for the sleep, dual sleep, dual stack and proposed approaches since applying high-Vth. For the dual Vth technique, high-Vth is used for leakage reduction transistors and low-Vth is used for the other transistors. Here chosen technologies are 90 Nano meter and 45 Nano meter their supply voltages are given in Table I

Chosen Technology	90 nm	45 nm
V _{dd} value	1 v	1.2 v

Table. I Chose Technology And V_{dd} Value

V. Experimental Results

The simulation results for all flip-flops were obtained in a 90nm CMOS technology at room temperature using HSPICE, the supply voltage is 1 V and again in 45 nm technology with voltage 1.2 V. In order to obtain the accurate results, we have simulated the circuits in the real environment, which dictates that the flip-flops' inputs (clock, data) are driven by fixed input buffers, and the outputs are required to drive an output load. The output waveform of CPSFF is shown below




Fig 7 waveform of CPSFF

Below table shows the the comparison of the power of CPSFF flip flop in two different technology

CMOS Technology	Power (watt)
90nm	6.829E-04
45nm	8.699E-11

Table. 2 Chosen Technology And Power Value

VI. CONCLUSION

The paper surveyed various clocking system and among then the clock pared shared flip flop(CPSFF) is best suited for the using as the sequential circuit in the clocking system. Along with this clocking system various low power techniques are also surveyed which help in lowering the static power in any circuit. The comparison of the power in two technologies is also tabulated above.

ACKNOWLEDGMENT

The authors would like to thank Shri Shankaracharya College of Engineering and Technology for providing the necessary support.

REFERENCES

[1] Peiyi Zhao, Jason McNeely, Weidong Kuang, Nan Wang, and Zhongfeng Wang, " Design of Sequential Elements for Low Power Clocking System," IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 19, NO. 5, MAY 2011, pg 914-918.

[2] Md. Asif Jahangir Chowdhury, Md. Shahriar Rizwan, and M. S. Islam, "An Efficient VLSI Design Approach to Reduce Static Power

using Variable Body Biasing,“ World Academy of Science, Engineering and Technology 64 2012, pg 213-217.

[3] P Nagarajan, Dr.R Saravanan,“ Design and Analysis of Register Element for Low Power Clocking System ”, IJCSMC, Vol. 2, Issue. 4, April 2013, pg.38 – 45

[4] K.Umadevi,P.Vishnu and B.Kailasam, “ Efficient Clocking System Using Sequential Elements With Low Power Consumption”, International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 Vol. 3, Issue 3, May-Jun 2013, pp.038-041.

[5] Hong-Yean Hsieh, Wentai Liu and Paul Franzon, “Clocking Optimization and Distribution in Digital Systems with Scheduled Skews ,” Journal of VLSI Signal Processing 16, pg 131–147.

[6] Hiroshi Kawaguchi and Takayasu Sakurai , “A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 5, MAY 1998.

[7] B. Nikolic, V. G. Oklobzija, V. Stojanovic, W. Jia, J. K. Chiu, and M.M. Leung, “Improved sense-amplifier-based flip-flop:Design and measurements,”*IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–883, Jun. 2000

[8] J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*. Englewood Cliffs, NJ: Prentice-Hall, 2003.

[9] J.C. Park, V. J. Mooney III and P. Pfeifferberger, “Sleepy Stack Reduction of Leakage Power,” Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.

[10] N. Karmakar, et al., “A novel dual sleep approach to low leakage and area efficient VLSI design” Proc, 2009 IEEE Regional Symposium on Micro and Nano Electronics(RSM2009), Kota Bharu, Malaysia, August 10-12, 2009, pp. 409-414.

Priyadarshini is currently pursuing M.E. in VLSI Design from Shri shankaracharya group of institutions, Bhilai (India). She has completed his B.E. from Chouksey Engineering Collage in Electronics and Telecommunication branch . Ms. Priyadarshini area of interest is in the field of Digital VLSI.