IMPLEMENTATION OF LOW MEMORY REQUIREMENT AND LOW COMPLEXITY IMAGE SCALING PROCESSOR

Vijaya Dharshana.S

1PG Scholar, M.E VLSI design, KPR Institute of Engineering and Technology, Tamil Nadu, India.

Abstract—Implementation of low memory requirement and low complexity image scaling processor is done through the image scaling algorithm which is a widely used algorithm called bilinear interpolation algorithm. The proposed image scaling algorithm consists of a combined filter which holds both the sharpening and clamp filter which acts as prefilters to minimize the memory buffer consumption and the computing resources. A T-model and inversed T-model convolution kernels are created to realize the sharpening and clamp filters. Moreover, a reconfigurable calculation unit is invented for decreasing the hardware cost of the combined filter. The VLSI architecture in this work can achieve maximum Frequency of 97.847MHz with 1.13K gate counts, and a throughput of 782.776 M(pixels/s) and its core area. Compared with previous low-complexity techniques, this work reduces gate counts by more than 34.4% and requires only a one-line-buffer memory.

Index Terms—Bilinear, clamp filter, image zooming, reconfigurable calculation unit (RCU), sharpening spatial filter, VLSI.

1. INTRODUCTION

Image scaling is a significant process that involves the tradeoff between efficiency, smoothness and sharpness. It is the process of resizing a digital image, resizing may be either up scaling or down scaling according to the requirement of the user. An image can be scaled up to make it detailed or it can be scaled down to fit in small area or frame. Image scaling has been widely exploited in the fields of digital imaging devices such as digital video recorders, digital cameras, high definition television, mobile phones, digital photo frames, Tablet pc, etc. There are many image scaling algorithms such as nearest neighborhood algorithm, bilinear interpolation, etc.

In recent years, many high-quality non-polynomial-based methods have been proposed. These algorithms improve the image quality, such as curvature interpolation bilateral filter, and autoregressive model. The methods mentioned earlier efficiently enhance the image quality as well as reduce the artifacts such as jagedness, blurring, blocking and aliasing. However, these high-quality image scaling algorithms have the characteristics of high complexity and high memory requirement, which is not easy to be realized by VLSI technique. Thus, for real-time applications, low-complexity image processing algorithms are necessary for VLSI implementation.

2. PROPOSED SCALING ALGORITHM

Fig. 1 shows the block diagram of the proposed scaling algorithm. The proposed scaling algorithm consists of a sharpening spatial filter, a clamp filter, and a bilinear interpolation. The spatial and clamp filters of the whole algorithm performs the prefiltering operation and also reduces the aliasing artifacts produced by the bilinear interpolation. First, the input pixels of the original image may consist of noise and they are filtered to enhance the edges and remove the noise associated. Second, the clamp filters are used to smoothen the unwanted edges and boundaries. Third, the filtered input is processed by the bilinear interpolation for the scaling process either up or down scaling. For the conservation of the computation resources and memory buffers, the both clamp and spatial filters are combined in to a combined filter. The details of each part will be described in the following sections.

Fig.1 Block diagram of existing scaling algorithm for image zooming

2.1 LOW-COMPLEXITY SHARPENING SPATIAL AND CLAMP FILTERS

The sharpening spatial filter used here is a kind of high-pass filter, is used to reduce the artifacts
such as blurring which is defined by a kernel this increases the intensity of a center pixel relative to its neighboring pixels. The clamp filter is a type of low-pass filter and a 2-D Gaussian spatial domain filter and composed of a convolution kernel array. Kernel array contains a single positive value at the center and is completely surrounded by ones.

Fig. 2 Weights of convolution kernels. (a) 3x3 convolution kernel. (b) cross-model convolution kernel. (c) T-model and inversed T-model convolution kernels

To reduce the complexity of the 3 x 3 convolution kernel, a cross-model formed is used here to replace the 3 x 3 convolution kernel, as shown in Figure 3.2(b). It successfully cuts down on four of nine parameters in the 3 x 3 convolution kernel. Further to decrease more complexity and memory requirement of the cross-model convolution kernel a T-model and inversed T-model convolution kernels are proposed for realizing the sharpening spatial and clamp filters. As shown in Figure 2, the T-model convolution kernel is composed of the lower four parameters of the cross-model, and the inversed T-model convolution kernel is composed of the upper four parameters. The T-model and the inversed T-model provide the low-complexity and low memory-requirement convolution kernels for the sharpening spatial and clamp filters to integrate the VLSI chip of the proposed low-cost image scaling processor.

2.2 COMBINED FILTER

In proposed scaling algorithm, the input image is filtered by a sharpening spatial filter and then filtered by a clamp spatial filter again. Even though the sharpening spatial and clamp filters are simplified by T-models and inversed T-models, now it still needs two line buffers to store input data or intermediate values for each T-model or inversed T-model filter. So, to be able to reduce more computing resource and factors such as memory buffer requirement, sharpening spatial and clamp filters, which are formed by the alreadymentioned T-model or inversed T-model, should be combined together into a combined filter as

\[
P'_{(m,n)} = P_{(m,n)} \begin{bmatrix} -1 & 1 \\ -S & 1 \end{bmatrix} \begin{bmatrix} S-3 \\ 1 \end{bmatrix} / [(S-3) \times (C+3)]
\]

(1)

Where S and C are the sharp and clamp parameters and P_{(m,n)} is the filtered result of the target pixel P(m,n) by the combined filter

2.3 SIMPLIFIED BILINEAR INTERPOLATION

In the many proposed scaling algorithm, the bilinear interpolation method is chosen because of its characteristics with low complexity in operation and high quality in performance. The bilinear interpolation is an high quality operation that performs a linear interpolation in both direction, that is first in one direction and, then again immediately, in the other direction. Then output pixel P(k,l) can be calculated by the operations of the linear interpolation in both x- and y-directions with the four nearest neighbor pixels. The target pixel P(k,l) can be calculated by

\[
P_{(k,l)} = (1-dx) \times (1-dy) \times P_{(m,n)} + dx \times (1-dy) \times P_{(m+1,n)} + (1-dx) \times dy \times P_{(m,n+1)} + dx \times dy \times P_{(m+1,n+1)}
\]

(3)

where P(m,n), P(m+1,n), P(m,n+1), and P(m+1,n+1) are the four nearest neighbor pixels of the original image and the dx and dy are scale parameters in the horizontal and vertical directions.

3. VLSI ARCHITECTURE

The proposed scaling algorithm consists of two combined prefilters and one simplified bilinear interpolator

Fig.3 Block diagram of VLSI architecture for proposed real-time image scaling processor

For VLSI implementation, the bilinear interpolator can directly obtain two input pixels P'(m,n) and P'(m,n+1) from two combined prefilters without any additional line-buffer memory.
3.1 REGISTER BANK

In this brief, the combined filter is filtering to produce the target pixels of \( P'(m,n) \) and \( P'(m,n+1) \) by using ten source pixels. The register bank is uniquely designed with a single-line memory buffer, which is then used to provide the ten values for the immediate usage of the combined filter.

![Fig. 4 Architecture of register bank](image)

Figure 3.4 shows the architecture of the register bank with a structure of ten shift registers. While the shifting process control signal is produced from the controller, a new value of \( P(m+3,n) \) will be read into the Reg41, and then each value stored in other registers belonging to row \( n+1 \) will be shifted right into the next register or line-buffer memory. The Reg40 reads a new value of \( P(m+2,n) \) from the line-buffer memory, and every time each value in other registers belonging to row \( n \) will be shifted right into the next register.

![Fig. 4 Output of register bank](image)

3.2 COMBINED FILTER IN VLSI ARCHITECTURE

The combined T-model or inversed T-model convolution function of the sharpening spatial and clamp filters had been discussed in Section II, and the equation is represented in (3.3)

![Fig. 5 Computational scheduling of the proposed combined filter and simplified bilinear interpolator](image)

Figure 5. shows the six-stage pipelined architecture of the combined filter and bilinear interpolator, which reduces the delay path to improve the performance by pipeline technology. The stages 1 and 2 in Figure 5, show the computational scheduling of a T-model combined and an inversed T-model filter. Here the T-model or inversed T-model filter consists of three reconfigurable calculation units (RCUs), one multiplier–adder (MA), three adders (+),
three subtracters (-), and three shifters (S)

![Figure 6. Architecture of the RCU.](image)

Figure 6, shows the architecture of the RCU. It consists of four shifters, three multiplexers (MUX), three adders, and one sign circuit. By this RCU design, the hardware cost of the combined filters can be efficiently reduced. Figure shows the output of the RCU unit.

![Figure 7. Output of the RCU.](image)

3.3 BILINEAR INTERPOLATOR AND CONTROLLER

In the previous discussion, the bilinear interpolation is simplified as shown in (6). The stages 3, 4, 5, and 6 in Figure 3.5, show the four-stage pipelined architecture, and the two-stage pipelined multipliers are used to shorten the delay path of the bilinear interpolator. The input values of \( P'(m,n) \) and \( P'(m,n+1) \) are obtained from the combined filter and symmetrical circuit. By the hardware sharing technique, as shown in (6), the temperature result of the function \( "P'(m,n) + dy \times (P'(m,n+1) - P'(m,n))" \) can be replaced by the previous result of \( "P'(m+1,n) + dy \times (P'(m+1,n+1) - P'(m+1,n))" \). It also means that one multiplier and two adders can be successfully reduced by adding only one register. The controller of this is implemented by a finite-state machine circuit. It generates control signals to control the timing and pipeline stages of the register bank, combined filter, and bilinear interpolator.

4. CONCLUSION

A low-cost, a low-memory-requirement, a high quality, and a high-performance VLSI architecture of the image scaling processor has been proposed. The filter combining technique, hardware sharing technique, and reconfigurable techniques had been used to reduce hardware cost. Relative to previous low-complexity VLSI scalar designs, this work achieves at least 34.5% reduction in gate counts and requires only one-line memory buffer.

REFERENCES

[5]. Han. J.