

# Application of Error Correction Code For Pipelined Filters with Efficient Addition Structure

Mr.B.Ganesamoorthy, P.Jeevitha

**Abstract-** Filters play a vital role in digital signal processing systems. In order to obtain the reliable operation, the filters are protected using the error correction codes. The pipelined filter structure can be used for obtaining the increase in the clock speed or the sample speed or to reduce the power consumption at the same speed in the design and also to retain the filter properties. This pipelining transformation leads to reduction in the critical path. To achieve the fault tolerance these filters are applied with the error correction code. The pipelined filter structure is modified at the adder section for efficient operation is to be proposed. The efficient operation in terms provides reduced processing time with lower power consumption. The proposed filter structure can be operated at the lower supply voltage to meet the clock period or the sample period constraints. These proposed technique is applied for the finite impulse response filters.

**Index terms-** Soft errors, Error Correction Codes(ECC), filters.

## I. INTRODUCTION

The Digital filter structures are studied using [1]. The FIR filter error correction is studied using [2]. The filters are mainly used to reject the unwanted components in order to provide the better quality signal at the output. These filters are playing a vital role in the signal processing and communication system image enhancement, noise and echo cancellation, etc. There are two main kinds of filters, they are analog and digital. In analog filters the output and the input are the analog signal. Even though these filters are fast and simple to realize, they are little in stable. So, nowadays the analog filters are replaced with the digital filters because of performing the numerical calculations on the sampled signal value and also these filters eliminate the drawbacks of the analog filters. These digital filters are further classified into two types: 1. FIR (Finite Impulse Response) filter, 2. IIR (Infinite Impulse Response) filter [3]. The FIR filter is preferred over the IIR filter because of efficient

*Manuscript received Oct, 2014.*

*Mr.B.Ganesamoorthy, Electronics and Communication Engineering, Adhiparasakthi Engineering College,, Melmaruvathur, Tamil Nadu, India,, Mobile No:9600321227.*

*P.Jeevitha, Electronics and Communication Engineering, Adhiparasakthi Engineering College, Melmaruvathur, Tamil Nadu, India,, Mobile No:9047359623.*

implementation with fewer finite precision error and having better stability with linear phase.

The pipelined and non pipelined FIR and IIR filter is designed and implemented in FPGA's in order to analyse the delay and frequency of each design [4]. The objective used is, enhancing the individual block speed in the digital system leads to the enhancement of the overall system speed. The three different pipelined structure (i.e) direct form-1, fine grain and broadcast are used for designing the FIR filter. These can be synthesized using the Xilinx synthesis tool and can be implemented using the Spartan 3A FPGA family. These experiment generates the result that the fine grain structure is used for the effective area utilization, and the direct form-1 structure used for the higher speed operation [5]. The digital filters are more versatile and as the ability to process the signal in various ways and it also as the ability to adapt the changes in the characteristics of the signal.

The individual block speed enhancement leads to the whole system speed enhancement [6]. Pipelining is a technique called overlapping of multiple instructions during execution. By using this technique the optimized speed and the minimal hardware cost of the FIR filter design is being achieved. Also by using these technique the delay at the filter is to be reduced on comparing with the non pipelined structure [7]. The tapped line delay structure and the transposed filter structure has been studied and the filter is also implemented with the Distributed arithmetic and Symmetric convolution technique. These has been synthesized using the ModelSim XE simulator and implemented using the Spartan 3E FPGA family.

Different methods used for implementing the Finite Impulse Response filter that include Modified Booth encoding algorithm along with the spurious power suppression technique for getting the reduced area utilization and lower power operation. The better solution for the realization of the filters is the multistage digital filter. By combining the decimation/interpolation operations related to the implementation of multi channel filter in the pipelining interleaving technique can give an efficient multistage multichannel digital filter.

In the brief, this paper gives the implementation of efficient pipelined filter also further achieving a fault tolerant reliable operation by implementing this filter with the redundant module.

## II. EXISTING FILTER STRUCTURE

The existing pipeline filter structure is shown in the Fig.1. This filter structure is designed for four input and four filter coefficients. The four filters are considered to be  $x_1, x_2, x_3$  and  $x_4$  and the filter coefficients are found to be  $h_0, h_1, h_2$  and  $h_3$ . The output generated will be  $y_1, y_2, y_3$  and  $y_4$ .




Fig.1 Four filter pipelined structure

### A. Original Module

The original module should be represented in the Fig.1. In this module the applied input get convoluted by using its filter coefficients then it generates the convoluted output. The original module operates on the given below equation.

$$y[n] = \sum_{i=0}^{\infty} (x[n-i])h[i]$$

### B. Redundant Module

The redundant module is the module used for achieving the reliable operation over the original module. The redundant module is said to be the parity module which is used to generate the parity bits. These parity bits are represented as  $z_1, z_2, z_3$ . The module takes a block of  $k$  bits and generated the block of  $n$  bits and the parity is obtained as  $n-k$  bits.




Fig.2 Redundant module

### C. Single error correction module

The single error correction module is used to correct the single bit error in the generated or convoluted output at the original module. By applying the parity over the original module the error in the bit at the convoluted output is to be detected and corrected with the help of equation given below.

$$z_1[n] = \sum_{i=0}^{\infty} (x_1[n-i] + x_2[n-i] + x_3[n-i])h[i]$$

$$z_2[n] = \sum_{i=0}^{\infty} (x_1[n-i] + x_2[n-i] + x_4[n-i])h[i]$$

$$z_3[n] = \sum_{i=0}^{\infty} (x_1[n-i] + x_3[n-i] + x_4[n-i])h[i]$$

The single error correction module is given in the below Fig.3.




Fig.3. Single error correction module

## III. PROPOSED FILTER STRUCTURE

The proposed filter structure has a difference in the adder structure implementation as compared with the existing pipeline structure. These efficient adder structure implementation in the pipelined filter is given in the Fig.4. below.




Fig.4. Proposed Efficient Adder Pipelined Structure

**A. Original Module**

The original module is represented in the Fig.5. In this module the applied input get convoluted by using the efficient adder structure. The original module is represented in same Fig.4.

**B. Redundant Module**

The redundant module is same as that of the existing systems redundant module used for achieving the reliable operation over the main module. These module is used for generating the parity bits also represented as z1, z2 and z3. The

parity is calculated as n-k bits. Let us consider a simple example of Hamming code with k=4 and n=7, here the parity bits p1, p2 and p3 are computed based on the data bits d1, d2, d3 and d4 as follows:

$$\begin{aligned}
 p1 &= d1 \oplus d2 \oplus d3 \\
 p2 &= d1 \oplus d2 \oplus d4 \\
 p3 &= d1 \oplus d3 \oplus d4
 \end{aligned}$$

The redundant module for the proposed system is shown in the Fig.5.




Fig.5. Proposed Redundant Module

**C. Single Error Correction Module**

The single error correction module is used to correct the single bit error in the generated convoluted output at the proposed area efficient adder structure. The single error correction module is shown in the Fig.6.




Fig.6 Proposed Single Error Correction Module

#### IV. SIMULATION RESULTS

The Simulation results and the RTL schematic for the existing and proposed module are given below:




Fig.7. Simulation result for the Existing system






Fig.9.Simulation Result of proposed system

Table 1. Comparison table for Existing and Proposed Blocks

	Unprotected	Existing system	Proposed system
Slices	2093	2098	2061
Flipflops	1235	1248	1210
LUT's	5672	5688	5123
GeLks	12%	14%	5%
No.bonded IOB's	31%	28%	12%
Power(mW)	323	329	309
Time period	49.89ns	51.46ns	44.76ns

#### V. CONCLUSION

In this paper, the Filter is designed with efficient adder implementation for getting the reduced power. The modified adder structure generates the similar result as that of the existing module. The power consumption should be reduced from 315mW to 309mW. The resource utilization can be obtained by analyzing the slices, flipflops, used gate clk's, and IOB's. The single bit error correction is achieved by using the Hamming Error Correction Code in the proposed system.

#### REFERENCES

- [1] K.K. Parhi, VLSI Digital Signal Processing systems: Design and Implementation. New York: Wiley, 1999.
- [2] Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, Ming Zhao, Jing Wang, and Juan Antonio Maestro, "Fault Tolerant Parallel Filters Based on Error Correction Codes", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 1063-8210 © 2014 IEEE.
- [3] Z. Jiang and A. N. Willson, "Efficient digital filtering architectures using pipelining/interleaving," IEEE Trans. Circ. Syst.-II, vol. 44, pp. 110-118, Feb. 1997.
- [4] Aarti Sharma, Sanjay Kumar, "VLSI Implementation of Pipelined FIR filter." International Journal of Innovative research in Electrical, Electronics, Instrumentation and Control Engineering vol.1 Issue 5, August 2013.

[5] Jaya Bar Madhumita Mukherjee, "A Comparitive study on Direct form-1, Fine grain and Broadcast structure of digital FIR filter", *International Journal of Electronics, Communication & Soft Computing Science and Engineering*, Volume 2, Issue 5.

[6] Ravinder Kaur, Ashish Raman, Member, IACSIT, Hardev Singh and Jagjit Malhotra, "Design and implementation of High speed IIR and FIR filter using Pipelining," *International Journal of Computer Theory and Engineering*, Vol. 3, No. 2, April 2011

[7] A.Kamaraj, C.Kalyana Sundaram, J.Senthilkumar, "Pipelined FIR Filter Implementation using FPGA", *International Journal of Scientific Engineering and Technology*, vol1, Issue No.4, Oct. 2012

[8] Jiang Xiaoyan and Bao Yujun, "FIR Filter Design Based on FPGA", 2010 International Conference on Computer Application and System Modeling (ICCASM 2010).

[9] Milenko Ciric and Vojkan Radonjic, "Realization of Multistage FIR Filters Using Pipelining-Interleaving", *Telfor Journal*, Vol. 4, No. 2, 2012.

[10] N. Parijatha, K.R.A. Hinduja and A.C. Shaker, "FPGA Optimized Low Power and High Speed FIR Filter Structures For DSP Applications", *International Journal of Engineering Research & Technology*, vol. 2, pp. 1-5, Mar. 2013.

[11] R. Kaur, A. Raman, Member, IACSIT, H. Singh and J. Malhotra, "Design and Implementation of High Speed IIR and FIR Filter using Pipelining", *International Journal of Computer Theory and Engineering*, vol. 3, pp. 292-295, Apr. 2011.

[12] B. Rashidi, B. Rashidi and M. Pourormazd, "Design and Implementation of Low Power Digital FIR Filter based on low power multipliers and adders on Xilinx FPGA", *International Conference on Electronics Computer Technology*, 2011, pp.18-22.

[13] E. Ifeachor and B. Jervis, "Finite impulse response (FIR) filter design" in *Digital Signal Processing: A Practical Approach*, 2nd ed., D. Kindersley, Ed. South Asia: Pearson Education, 2002, pp. 342-440.

[14] Yajun Zhou, Pingzheng Shi "Distributed Arithmetic for FIR Filter implementation on FPGA" IEEE International Conference on Multimedia Technology, Print ISBN: 978-1-61284-771-9, pp. 294 - 297, July 2011.

[15] Mohamed Al Mahdi Eshtawie, and Masuri Bin Othman "An Algorithm Proposed for FIR Filter Coefficients Representation" *D. International Journal of Applied Mathematics and Computer Sciences* 4;1 2008

[16] Sami Khorbotly, Joan E. Carletta, Robert J. Veillette "A Methodology for Implementing Pipelined Fixed-Point Infinite Impulse Response Filters" 41st Southeastern Symposium on System Theory University of Tennessee Space Institute Tullahoma, TN, USA, March 15-17, 2009

[17] K. K. Parhi and D. G. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filters-Part I: Pipelining using scattered look-ahead and decomposition," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. 37 no. 7, pp. 1099-1117, July 1989.

[18] Pedro Reviriego, Salvatore Pontarelli, Juan Antonio Maestro, and Marco Ottavi, "A Method to Construct Low Delay Single Error Correction Codes for Protecting Data Bits Only", *IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems*, Vol. 32, No. 3, March 2013

[19] M. Nicolaidis, "Design for soft error mitigation," *IEEE Trans. Device Mater. Reliab.*, vol. 5, no. 3, pp. 405-418, Sep. 2005.



Adhiparasakthi Engineering College, Melmaruvathur as Assistant Professor.

**P. Jeevitha** received her B.E (Electronics and Communication Engineering) from Adhiparasakthi Engineering College, Melmaruvathur in April 2013 and pursuing M.E (VLSI Design) in Adhiparasakthi Engineering College.



**B. Ganesamoorthy** received his B.E (Electronics and Communication Engineering) from Government College of Engineering Bargur in May 2004 and M.E (Applied Electronics) from College of Engineering, Guindy in May 2008. He is now with