SIMULATION OF A CASCADED H BRIDGE MULTI LEVEL INVERTER FOR PHOTOVOLTAIC APPLICATION

Sheelu Pandey, Durga Sharma, Dr. Dharmendra Singh

Abstract: In this paper two level, three level, five level and seven level multi level inverter is being simulated to apply on the photo voltaic applications. The photovoltaic source is assumed to have a constant voltage supply and it is being connected to the load via the multi level inverter and power quality is being monitored. The total harmonic distortion of the output voltage and output current of all inverter is being compared and the voltage and current burden of each switch in each inverter is being illustrated. The simulation result shows that as the number of levels in inverter is increased the voltage and current burden on switch decreases and also the power quality of the inverter is improved.

Index terms: Current harmonics, multi level inverter, photovoltaic, voltage harmonics, voltage burden.

Introduction: Due to the energy shortage, the integration of renewable energy sources to the electricity grid becomes interesting research topic nowadays. The number of renewable energy sources and distributed generators is increasing very fast which also brings some threats to the power grid. In order to maintain or even to improve the power supply reliability and quality of the power system with distributed generation, it is necessary to have some new strategies for the operation and management of the electricity grid. SOLAR ENERGY is one of the favorable renewable energy resources, and the multilevel inverter has been proven to be one of the important enabling technologies in photovoltaic (PV) utilization. Multilevel voltage-source inverters offer several advantages compared with their conventional counterparts. By synthesizing the ac output terminal voltage from several levels of voltages, staircase waveforms can be produced, which approach the sinusoidal waveform with low harmonic distortion, thus reducing filter requirements. The need of several sources on the dc side of the converter makes multilevel technology attractive for PV applications [1]. While the multilevel inverter requires more components than conventional two-level inverters, lower voltage-rated devices can be used, and the multilevel inverter offers advantages such as the possibility of lower switching frequency (which leads to higher efficiency) and lower electromagnetic interference (EMI).

Several configurations and new trends of PV power conditioning systems, employing various static converter topologies, can be found in technical literature [2], [3]. Cascaded multilevel inverter with separate dc source is proposed in this paper for supplying the load with the solar PV panel. It is assumed that with a proper maximum power point algorithm the output of the PV array is a constant DC source and simulation is being carried out for 2 level, 3 level, 5 level and 7 level multilevel inverter and the results are being compared. The multilevel inverters requires too many semiconductor switches and thus its cost gets increased and thus the use of multilevel inverters are justified by showing the voltage and current burden on each switch and thus it is showed that in spite of the increased number of switches there will not be much cost difference as the burden on switches gets reduced low rating semiconductor devices can be used to implement the module. Also the control strategy is very much simple there will not be much cost difference. Also it is shown that voltage and current total harmonic distortion gets reduced on increasing the number of levels in a multilevel inverter.

Two level inverter

Figure 1 shows a single phase h bridge inverter having 4 switches, generally an IGBT is used as a switch in an inverter. It is seen that an R-L load is being connected between the two leg of the inverter. A conventional two level inverter uses the two voltage levels at the output of the inverter they are the +V volt and –V volt. For output to be +V volt switch S1 and S2 are closed together and S3 and S4 are kept open. To obtain –V volt at the output S3 and S4 are closed together and S1 and S2 are kept open. The switching table of a Two level inverter is shown in table 1. The output waveform of a two level inverter is shown in figure 2.

Fig 1 A single phase h bridge inverter
Three level inverter

By manipulating the switching signals of the h bridge inverter of figure 1 three level inverter can be obtained. A three level inverter has three level of voltage at the output side namely 0 volt level, +V volt level and –V volt level. The switching table of a three level inverter is shown in table 2. The output voltage waveform of a three level inverter is shown in figure 3.

<table>
<thead>
<tr>
<th>Voltage level</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>+V</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2 Switching Table of a Three Level Inverter

Seven Level Inverter

Figure 6 represents the circuit diagram of a 7 level inverter. It requires three dc voltage source and 12 switches. The voltage levels of a 7 level inverter are 0, V/3, 2V/3, V, -V/3, -2V/3 and –V volts. On proper switching these voltage levels at different instant of time is obtained to obtain the nearly sinusoidal signals. The switching sequence to obtain the desired voltage levels is shown in table 4. The output waveform of the 7 level inverter is shown in figure 7.
Table 4 Switching Table of a Seven Level Inverter

<table>
<thead>
<tr>
<th>Volt</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
<th>S8</th>
<th>S9</th>
<th>S10</th>
<th>S11</th>
<th>S12</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>+V/3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-V/3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>+2V/3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-2V/3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>+V</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-V</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig 7 waveform of a 7 level inverter

Control structure

An open loop control structure using Fibonacci series control signal is being implemented in this paper. A sinusoidal signal is compared with a constant value whose value is determined using the Fibonacci series. From the switching tables it is seen that the switch in the lower limb is having gate signal such that it is complement of the upper limb gate signal for example gate signal of S3 which is the lower part of S1 is not of gate signal of S1. Now to obtain the desired signal a sinusoidal signal whose frequency is equal to 50 Hz is being compared to a constant value signal and gate signal is being generated.

Let the sine wave signal which is being compared with a constant value signal be denoted by F.

For a two pulse inverter there is only one constant value signal whose value is 0. If F is greater than 0 then switch S1 is ON.

If F is lesser than 0 then switch S2 is ON. The gate signals given to S3 and S4 are inverter gate signals of S1 and S2 respectively.

For a 3 level inverter the only difference is that S1 is ON when F is greater than 2 and S2 is on when F is lesser than 2.

For a five level inverter there are 4 more switches. The switching of S1 and S2 are similar to that of a three level inverter. Switch S5 is ON when F is greater than 5 and switch S6 is on when F is lesser than 5. Switch S7 and S8 are the inverted signals of S5 and S6 respectively.

For a seven level inverter S9 is ON when F is greater than 9 and S10 is ON when F is lesser than -9. Switches S11 and S12 gets the gate signal of inverted values of S9 and S10 respectively.

Thus with the increase of each bridge the sinusoidal signal F is compared with the constant value which is obtained by Fibonacci series starting with 2. Such as 2,5,9,14,…… The amplitude of the sinusoidal signal has to be kept in such a manner that it should be the next number in Fibonacci series after the largest constant value of the constant signal used for controlling. For example the amplitude of F for 2,3,5 and 7 level must be 2,5,9, 14 respectively.

Simulation diagram and result

Simulation of inverter having different voltage levels are being done is a mat lab simulink using sim power system toolbox.

The simulation diagram of a two level inverter with control signals is being shown in figure 8. The magnitude of the dc voltage used is $230\sqrt{2}$ which is the peak value of a sinusoidal signal whose rms value is 230 Volt.
Fig 9 Output voltage and current of a two level inverter. (yellow line is waveform of voltage and the pink line is the waveform of the current)

Simulation diagram of a three level inverter with its control structure is being shown in figure 10. The output voltage and current is being shown in figure 11.

Simulation diagram of a three level inverter

Fig 11 Output voltage and current of a three level inverter. (yellow line is waveform of voltage and the pink line is the waveform of the current)

Simulation diagram of a five level inverter with its control structure is being shown in figure 12. The output voltage and current is being shown in figure 13. Here the voltage source used is $\frac{230\sqrt{2}}{2}$.

Fig 10 Simulation diagram of a three level inverter

Fig 12 Simulation diagram of a five level inverter
Fig 13 Output voltage and current of a five level inverter. (yellow line is waveform of voltage and the pink line is the waveform of the current)

Simulation diagram of a five level inverter with its control structure is being shown in figure 14. The output voltage and current is being shown in figure 15. Here the voltage source used is \( \frac{2.3 \times 2230}{3} \).

Fig 14 Simulation diagram of a seven level inverter

Fig 15 Output voltage and current of a seven level inverter. (yellow line is waveform of voltage and the pink line is the waveform of the current)

From the results obtained from all levels of inverter the voltage burden, current burden of the switches used, voltage harmonics and current harmonics of the output is compared in table 5.

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Two level inverter</th>
<th>Three level inverter</th>
<th>Five level inverter</th>
<th>Seven level inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage THD</td>
<td>48.23%</td>
<td>28.95%</td>
<td>18.11%</td>
<td>14.37%</td>
</tr>
<tr>
<td>Current THD</td>
<td>36.97%</td>
<td>18.92%</td>
<td>12.12%</td>
<td>10.28%</td>
</tr>
<tr>
<td>Voltage burden on switch</td>
<td>325.3 V</td>
<td>325.3 V</td>
<td>162.6</td>
<td>108.4</td>
</tr>
<tr>
<td>current burden on switch</td>
<td>32.52 A</td>
<td>32.52 A</td>
<td>32.52 A</td>
<td>32.52 A</td>
</tr>
</tbody>
</table>

Table 5 Various Characteristics Of The Inverters

Conclusion: from the various results obtained from different waveforms of different inverters and comparing the results obtained as shown in table 5 it is concluded that on increasing the number of voltage levels in an inverter the power quality of the output obtained goes on increasing the total harmonic distortion of voltage as well as the current waveform is reduced and also voltage burden on each switch is being reduced to a large extent. On further increasing the voltage levels the output obtained can be made nearly sinusoidal so as to supply the load with a good power quality if it is being supplied by the photovoltaic array which is having DC voltage as the output.

Acknowledgement: I am thankful for all faculty members of EE & EEE department of Dr. C.V. Raman institute of technology to give their kind contribution of the publishing the paper, specially Miss Durga Sharma madam and Dr. Dharmendra Singh sir

References


First author Sheelu Pandey is currently doing m-tech from Dr. C.V Raman Institute of Technology in the power system branch. She has done his bachelor of engineering from Dr. C.V. Raman Institute of Technology.

Second Author Miss Durga Sharma is currently working as an assistant professor from Dr. C.V Raman Institute of Technology in the electrical department and she is pursuing her PhD from Dr. C.V. Raman Institute of Technology.

Third author Dr. Dharmendra Singh is currently working as an Assistant Professor in Dr. C.V. Raman Institute of Technology in the electrical and electronics Department. He has done his PhD from Dr. C.V. Raman Institute of Technology.