

# FPGA Implementation of Direct Digital Frequency Synthesizer for Communication Applications

Miss. P. Chandramani, Abhaya kumar jena

**Abstract**— Frequency synthesizers are very critical blocks in embedded communications and instrumentation applications. Direct Digital Frequency synthesis<sup>[1]</sup> is widely used technique, due to its high frequency resolution, fast switching between frequencies and modulation switching capabilities. DDFS is a critical module in Software defined radio. DDFS will be implemented using Very High Speed Integrated Circuit Hardware Description Language (VHDL). In basic mode the DDFS can generate I and Q carrier signals with a chosen frequency value. The DDFS in modulator mode can be used for producing ASK, FSK and PSK signals. In pattern generation mode the DDFS can be used to generate sine, square, triangular and arbitrary waveforms.

The proposed work involves study of Spartan-3E FPGA architecture, implementation of several modules in VHDL and finally synthesis on Spartan-3E FPGA. In this implementation FPGA suitable architectures will be used for coding various arithmetic and sequential blocks. The ModelSim tool from Mentor Graphics will be used, for simulation and functional verification of DDFS.

**Index Terms**—Xilinx, modelsim, DDFS, ASK, FSK, PSK, SPARTAN 3E, control word.

## I. INTRODUCTION

The term "frequency synthesis"<sup>[2]</sup> applies to a technique that accepts some reference input and then generates one or more signals of predefined type as according to a control word or method. The stability, accuracy, and spectral purity are the performance measures of frequency synthesizer.

Three conventional frequency synthesis techniques are popular throughout the industry: phase-lock loop<sup>[3]</sup> (PLL, or "indirect"), mix/filter/divide (direct-analog), and direct-digital. Each of these methodologies has advantages and disadvantages; hence each application requires selection based upon the most acceptable combination of compromises.

Direct-Digital synthesis (DDS) is the most recently developed frequency synthesis technique, dating from the early 1970s. All three techniques have been available to designers for decades, but it is the direct-digital synthesizer (DDS) that is evolving the most rapidly today. In fact, only a

few years ago the DDS was a phenomenon with little utility, but now it is an important design tool that can not be ignored by the architects of any system demanding frequency agility. All other signal generation techniques begin with some sort of oscillator, the output of which is manipulated or controlled by the synthesizer. The DDS is unique because it is digitally deterministic; the signal it generates is synthesized from a digital definition of the desired result.

DDS uses logic and memory to digitally construct the desired output signal, and a data conversion device to convert it from the digital to the analog domain. Therefore, the DDS method of constructing a signal is almost entirely digital, and the precise amplitude, frequency, and phase are known and controlled at all times. Due to its basic principle it also called Direct Digital Frequency Synthesizer (DDFS).

### A. DDFS basic principle

Direct Digital Frequency Synthesizer is a technique to produce desired output waveforms with full digital control (hence also called Numerically Controlled Oscillator)<sup>[4]</sup>. Direct digital synthesis (DDS) is becoming increasingly popular as a technique for frequency synthesis, especially if high frequency resolution and fast switching between frequencies over a large bandwidth are required.

In DDFS, the instantaneous phase of a sinusoidal signal is given by a number stored in a digital accumulator. The accumulator is incremented by adding a constant amount at each clock period, its content will represent a phase value which increases linearly with time. When the accumulator exceeds a value equivalent to  $2\pi$  radians, it overflows, multiples of  $2\pi$  are discarded, and the incrementation process continues to the next cycle. The number held in the accumulator is used to address a look-up table held in ROM (read-only memory) which converts phase information to a series of discrete, digitized samples of the amplitude of a sine-wave. A DAC<sup>[5]</sup> (digital-to-analogue converter), followed by a low-pass filter, convert the digital samples into an analogue signal. Different Look Up Tables (LUT) can be used to produce desired output waveform such as square wave and triangular wave etc.



corresponding to 256 phase values. The ports of all four look up tables are same.

**E. Modulation Command Processor**

The Modulation command processor is implemented for carrying out digital versions of frequency modulation, phase modulation and amplitude modulation. For all these three modulations the digital 8 bit modulating signal is expected. In case if the modulating signal is analog that needs to be converted in to 8 bit digital by appropriate Analog to Digital Converter.

The frequency modulation is carried out by frequency modulation controller which is simply an adder adding the phase increment value input for DDS and instantaneous modulating signal value. Since the phase increment value or delta phase value is proportional to instantaneous frequency of output signal of DDS, controlling that parameter leads to Frequency modulation.

The phase modulation controller adds the output of phase accumulator to the instantaneous value of phase modulating signal. The resulting sum is fed to the LUTs to produce amplitude bits corresponding to the input phase bits.

The amplitude modulator planned in this paper analogous to product modulator. The amplitude bits at the output of multiplexer are multiplied with instantaneous amplitude of modulating signal. To verify the modulation effects from these modulation controllers, these blocks should work in complete DDS module. Hence the resulting outputs for three types of modulations are presented.

**III. SIMULATION RESULTS**

**A. FSK output**




Fig. 3 FSK output

**B. PSK output**




Fig. 4 PSK output

**C. ASK output**



Fig. 5 ASK output

**D. Pattern generator mode output**




Fig. 6 Pattern generator mode output

#### IV. SPARTAN 3E

##### A. Spartan 3E Board



Fig. 7 Spartan 3E board

##### B. FPGA Structure




Fig. 8 FPGA structure

#### V. CHIP SCOPE RESULTS




Fig. 9 Chipscope results

#### VI. CONCLUSION

A major advantage of a direct digital synthesizer (DDS) is that its output frequency, phase and amplitude can be precisely and rapidly manipulated under digital control. It is easy to include different modulation capabilities in the DDS by using digital signal processing methods, because the signal is in digital form. By programming the DDS the flexibility of the DDS makes it ideal for different types of signal generators.

The FPGA based DDFS is highly useful in semi custom VLSI chips, FPGA based VLSI solutions, signal processing cards, Instrumentation and Digital communications. The present work shows basic DDFS implementation proving the design by synthesis on FPGA. If latest/fast FPGAs are used very high bandwidth DDFS can be implemented efficiently.

#### REFERENCES

- [1] Richard J. Kerr and Lindsay A. Weaver, "Pseudorandom Dither for Frequency Synthesis Noise," U.S. Patent 4,901,265, filed December 14, 1987, issued February 13, 1990.
- [2] Henry T. Nicholas, III and Henry Samueli, "An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation," IEEE 41st Annual Frequency Control Symposium Digest of Papers, 1987, pp. 495-502, IEEE Publication No. CH2427-3/87/0000-495.
- [3] Douglas L. Perry, "VHDL", Second Edition, McGraw-Hill, Inc, 1993
- [4] Zainalabedin Navabi, "VHDL Analysis and Modelling of Digital Systems", McGraw – Hill, Second Edition
- [5] A Direct Digital Frequency Synthesis System for Low Power Communications by Alistair McEwan, Sunay Shah and Steve Collins, Department of Engineering Science University of Oxford Parks Road Oxford UK



ABHAYA KUMAR JENA pursuing M.Tech DECS in Arjun college of technology & sciences.



Miss P.CHANDRAMANI Assistant Professor, Arjun college of technology & sciences.