

A Survey on Design of Low Power Low Voltage Circuit using CMOS Ternary Logic

C.S.NANDURKAR¹, K.N.KASAT²

1PG, Dept of EEE, PRMCEAM, Badnera, Amravati, MS, India,

2Assistant Professor, Dept of EXTC, PRMCEAM, Badnera, Amravati, MS, India.

Abstract— Binary logic and devices have been in use since inception with advancement and technology and millennium gate design era. Now binary logic has become tedious and complicated. For this purpose the low power and low voltage arithmetic and logic circuit designed. In this paper we will presents the design and performance of Arithmetic and Logic circuit using Ternary logic and CMOS design styles. The design is targeted for the 45nm CMOS technology. Design tool for simulation will be MICROWIND 3.1 software and DSCH tool. We will estimate area, power and delay and the design of arithmetic circuit with optimized number of transistors as compared to binary circuit.

Index Terms—Logic, Ternary, CMOS, Arithmetic Circuit, Low Power, Low Voltage.

I. INTRODUCTION

In new technologies, most delay and power occurs in the connection between gates. When designing a function using Ternary logic or Multiple valued logic, need less gates, which implies less number of connections and the less delay. The ternary logic or trivalent logic is one of logical calculi in which there are more than two possible truth value. But Logical calculi are bivalent. There are only true and false possible values for any proposition. Two value and three value logic i.e. (True, false and intermediate) proposed by first author Lukasiewicz. In this technology more than one or two value logic is implementing. Ternary logic means more than two truth value (0,1) logic i.e. n-value logic for $n > 2$. Here we implement three truth value logic i.e. (0,1,2) i.e. 2 for true, 1 for intermediate and 0 for false.

There are two modes i.e. current mode and voltage mode, where MVL is implemented. In current mode, in terms of output current MVL states are defined, which is an integral multiple of reference current and in voltage mode, MVL states are in terms of distinct voltage levels. In voltage mode operation of the circuit three distinct logic levels are defined in terms of voltage i.e. Low voltage level corresponds to logical state 0; intermediate to logical state 1; high to logical state 2 respectively.

• TERNARY LOGIC SYSTEMS

In this section, ternary logic system is described. The system includes a set of logic gate operators. The circuits can be designed using them. As discussed earlier ternary logic offers significant advantages in development. It is used to design entry method for our planned project.

• TERNARY LOGIC GATES

In ternary logic system, logic levels ranges from 0 to 2 as against 0 and 1 in binary logic. The logic systems uses logic gates and their operations is known as operators. The gates and operators can be interchangeably used. The following ternary gates/operators are in use and have been considered in our project.

1. NOT GATE – A NOT gate have one input and produce one output in ternary algebra. These gates are known as fundamental operator. Truth table gives the output 0; in case of when input is 2. Gives output 1; in case of input is 1. And when output is 2; then input would be 0. Their truth table and symbolic representation given below.




Fig.1.Ternary NOT Gate

Table.1.Ternary NOT Gate Truth Table

Operan d	A	0	1	2
Output	\bar{A}	2	1	0

2. NAND GATE - A NAND gate have two inputs and produce one output in ternary algebra. These gates are known as a functional operator. Truth table gives output 2; in case of when input is 00. Gives output 2; in case input is 01. Gives output 2; in case input is 02, respectively. Their truth table and symbolic representation given below.




Fig.2. Ternary NAND Gate

Table. 2. Ternary NAND Gate Truth Table

Operand	A	0	1	2	0	1	2	0	1	2
	B	0	0	0	1	1	1	2	2	2
Output	\overline{AB}	2	2	2	2	1	1	2	1	0

3. NOR GATE- A NOR gate have two inputs and produce one output in ternary algebra. These gates are known as a functional operator. Truth table gives output 2; in case when input is 00. Gives output 1; in case when input is 10. Gives output 0; when input is 02, and so on. Their truth table and symbolic representation given below.




Fig.3. Ternary NOR Gate

Table.3. Ternary NOR Gate Truth Table

Operand	A	0	1	2	0	1	2	0	1	2
	B	0	0	0	1	1	1	2	2	2
Output	$\overline{A+B}$	2	1	0	1	1	0	0	0	0

II. RELATED WORK

1] **A. P. Dhande, V.T.Ingole [10]** This paper presents 3-valued R-S & D type of flip-flops is studied and described. To implement single clocked gates the minimum number of transistors are used. Less power consumption and speed of operation achieved.

2] **Boris Svlilic, Antun Kras 2006[5]** This paper examines issues related to the future development of CMOS technology. There is no alternative logic technology is evolving to threaten the CMOS dominance within cost or performance products on the market today. CMOS provides lower power dissipation, higher packing densities and higher circuit speeds.

3] **A.P.Dhande, R.C.Jaiswal, S.S.Dudam 2007 [9]** This paper presents, the VHDL modeling and simulation of 1-bit multiplier circuit and T gate is described. The proposed work describes basic procedure & establishes VHDL as tool for simulation of ternary circuits and systems. To synthesis and to verify the performance of ternary logic circuits, the proposed simulator can be used.

4] **Omid Hashemipour, Akbar Doostaregan, and Keivan Navi [4] 2010** In this paper, a low power and high performance Standard Ternary Inverter for CMOS technology has been proposed. Less power consumption can be achieved using MOS transistor and capacitor. Operation and performance of the proposed design has been examined and simulated by using Synopsys HSPICE tool.

5] **R.K.Nagaria, S.S.Mishra and Adarsh Kumar Agrawal 2010[1]** In this paper, author reviewed various design techniques for XOR-XNOR circuit. Evaluates & compares the performance of various design techniques of XOR-XNOR circuits based on delay, PDP, EDP etc. Very low power consumption and a very high speed performance can be achieved.

6] **Kanchan S. Gorde 2010[2]** This paper presents, design and simulation of ternary logic based arithmetic circuits is explained. At $\pm 5V$ power supply voltage STI, PTI and NTI inverters have been designed for operation. Simulation have been carried out by using MICROWIND and SPICE software.

7] **Mariana Aguirre-Hernandez, Monico Linares- Aranda 2011 [7]** In this paper author describes all the detail information regarding to design and performance comparison of full adder using alternative internal logic structure. Full adder were built in combination with pass-transistor powerless or groundless logic styles and designed with a TSMC 0.18- μm CMOS technology. From this paper we got information regarding to the problem occur during the design of full adder. Also we get the alternative structure which is used for designing adder.

8] **Rajendra Kumar Nagaria, Sudarshan Tiwari, and Subodh Wairya 2011[11]** This paper presents a comparative study of high-speed and low-voltage full adder circuits. Using hybrid-CMOS design style with pass transistor a new full adders designed are presented in this paper that targets low PDP. An alternative internal logic structure for designing full adder cells is introduced.

9] **V.T.Gaikwad, P.R.Deshmukh 2012 [12]** This paper describes the architecture, design & simulation of ternary logic gates. Reducing the component count and overall power dissipation and improving the transition time. Design of the circuits are verified and analyzed by using Microwind3.1 with 45 nm technology.

10] **M.B. Srinivas, Chetan Vudadha, Sreehari V 2012[3]** This paper presents a multiplexer based methodology for design of ternary logic circuits. CNFET based ternary and binary circuits are used to implement the proposed methodology. Simulations results indicate that the proposed 1-bit half adder has 27% less delay and 23% lower power delay product, when compared to the existing design. Existing as well as proposed design methodology, have been performed in HSPICE using the CNFET model.

11] Bhavna Jharia, Priyanka Rathore 2014[6] This paper presents comparison of different full adder circuits which are made of various logic styles. On the basis of comparison of different full adder circuits which are made of various logic styles and suggests the best technique of designing on the basis of performance. Power consumption and area parameters are considered.

12] Shruti Tiwari and Dwejedra Arya 2014[8] This paper presents modeling and simulation of low power 1 bit CMOS full adder cells. The highest speed of operation i.e. minimum delay is achieved by using proposed circuit. Very low leakage power consumption, the speed of operation is modest i.e. intermediate delay is achieved by the circuit.

III. PROPOSED WORK

In this paper low power low voltage circuit using CMOS ternary logic will design to overcome the drawback of binary logic. And arithmetic and logic circuits will built in optimized form that means with minimum number of transistors in order to reduce power consumption. For the design of digital system such as the implementation of the half adder, full adder, comparator, multiplier; T-gates are required for the implementation of arithmetic and logic circuits. But it has some disadvantages which is an number of gates more. The digital system become more complex. To overcome these disadvantages, first design the ternary design based on CMOS technology like NOT, NAND, NOR gates which can be helpful for the design of digital system. It will reduced number of count, low power dissipation, reduced propagation delay, and area etc.




Fig.4.Proposed System Design Flow

Above figure shows Stepwise working of the proposed system. In this model, first we have to design schematic of logic gates like NOT, NAND and NOR gate using DSCH tool. After CMOS schematic of logic gates, we make simulation and verification of logic gates. After made the verification, we have to draw the CMOS layout using Microwind 3.1 software and evaluate the parameters. Similarly, we have to design arithmetic circuits using these logic gates in DSCH tool and MICROWIND 3.1 software. Then we make simulation and verification of arithmetic circuits and evaluate the parameters.

IV. CONCLUSION

A ternary logic circuit processing environment that it offers ease of ternary logic circuit design and development platform of ternary logic system. As the binary to ternary circuit is feasible and efficient in terms of designing while being implemented in CMOS technology, as the technologies are becoming more complex, ternary logic will be the future of circuit design. In this paper, we will present a design of various arithmetic and logic circuits like inverter, NOR gate, NAND gate, half adder, full adder, comparator and multiplier etc. combined in a single unit this technique helps in reducing power consumption, propagation delay, and area of circuits while maintaining low complexity of logic design.

REFERENCES

- [1]Shiv Shankar Mishra, Adarsh Kumar Agrawal and R.K. Nagaria, “ A comparative performance analysis of various CMOS design techniques for XOR and XNOR circuits” International Journal on Emerging Technologies 1(1): 1-10(2010) | ISSN : 0975-8364.
- [2]Kanchan S. Gorde, “ Design and Simulation of Ternary Logic Based Arithmetic Circuits” Vol I, Issue 2, Apr – June 2010.
- [3]Chetan Vudadha, Sreehari V, M.B. Srinivas, “Multiplexer Based Design for Ternary Logic Circuits” Paper TG14 PRIME 2012.
- [4]Akbar Doostaregan, Mohammad Hossein Moaiyeri, Keivan Navi and Omid Hashemipour D,” On the Design of New Low-Power CMOS Standard Ternary Logic Gates ,”978-1-4244-6269-8/10.
- [5]B.Svilicic, A. Kras: CMOS technology: chalanges for future development Pomorstvo, god. 20, br. 2 (2006), str. 97-104.
- [6]Priyanka Rathore and Bhavna Jharia, “Comparative Study on CMOS Full Adder Circuits” (IJARCET) Vol. 03 Issue 6, June 2014.
- [7]Marianao Aguirre-Hernandez and Monico Linares-Aranda,”A CMOS Full-Adders for Energy-Efficient Arithmetic Applications,” VOL. 19, NO. 4, April 2011.
- [8]Dwejedra Arya and Shruti Tiwari, “Modeling and Simulation of Low Power 1- bit CMOS Full Adder Cells” Volume 1, Issue 3, ISSN: 2348-8565, July 2014.
- [9]A.P.Dhande, R.C.Jaiswal and S.S.Dudam, “Ternary Logic Simulator Using VHDL.”4th International Conference: Sciences of Electronic, Technologies of Information and Telecommunications March 25-29, 2007.
- [10]A.P.Dhande and V.T.Ingole,“Design&Implementationof2-BitTernary ALU slice,” in Proc. Int.Conf.IEEE-Sci.Electron., Technol.Inf.Telecom- mun., pp. 17–21, Mar. 2005.
- [11]SubodhWairya, Rajendra Kumar Nagaria, and Sudarshan Tiwari “ Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design “ VLSI Design Volume 2012, Article ID 173079, 18 pages.
- [12]V.T.Gaikwad, and Dr. P. R. Deshmukh, “Multi-Valued Logic Applications in the Design of Switching Circuits” International Journal of Advanced Research in Computer Science and Software Engineering, Volume 2, Issue 5, ISSN: 2277 128X, May 2012.

- [13] M.Yoeli, G.Rosenfeld, “Logical design of ternary switching circuits”, IEEE Trans. Computer., vol. C-14, pp. 19-29, Feb. 1965.
- [14] A. Heung and H. T.Mouftah, “Depletion/enhancement CMOS for a lower power family of three-valued logic circuits,” IEEE J. Solid-State Circuits, vol. 20, no. 2, pp. 609–616, Apr. 1985.
- [15] A. Herrfeld and S. Hentschke, “CMOS ternary dynamic differential logic,” Vol. 30, 12th May 1994 .
- [16] Deepali Sandhu, Sudhir Singh, Satwinder Singh,” Analysis of CMOS Full Adder Circuits for Low Voltage VLSI Design” IJCSCE Special issue on “Recent Advances in Engineering & Technology” NCRAET-2013 | ISSN 2319-7080.
- [17] Priyanka Vyawahare, Anupama Deshmukh, Ankita Chandurkar,” Ternary Logic Gates & Arithmetic Circuit,” Vol. 1, Issue 10, December 2014.
- [18] Rajesh Parihar, Nidhi Tiwari, Aditya Mandloi, Dr.Binod Kumar,” AN implementation of low power 1-bit full adder based on multiplexer and pass transistor logic ,” ISBN No.978-1-4799-3834-6/14.
- [19] Shamshad Ahmad and Mansaf Alam, “Balanced-Ternary Logic for Improved and Advanced Computing”, (IJCSIT) International Journal of Computer Science and Information Technologies, Vol. 5 (4) , pp. 5157-5160, 2014.
- [20] Amit Singh Gaur, Joyti Gupta “A Comparative Performance Analysis of Various CMOS Design Techniques for Multiplier Circuits” IJARCCCE Vol 3, issue 5, May 2014.
- [21] Chiou-Kou Tung, Shao-Hui Shieh and Ching-Hwa Cheng, “A Regularly Modularized Multiplexer-based Full Adder for Arithmetic Applications” Published online: 1 May. 2014.

Author’s Profile:



Ms. C.S.Nandurkar is a student at Electrical & Electronics department of Prof. Ram Meghe college of Engineering & Management, Badnera- Amravati. She obtained her B.E. (Electronics &Telecommunication) from Amravati University in 2014. Her research interest is VLSI.



Mrs. K.N.Kasat is a Astd. Professor at Electronics &Telecommunication department of Prof. Ram Meghe college of Engineering & Management, Badnera-Amravati. She obtained her B.E.(Industrial Electronics) and M.E. (Electronics) from Dr. B.A.M university, Aurangabad in 1999 and 2009 respectively. Her research interests are Power Electronics and Artificial Intelligence.