

# LOW VOLTAGE FGMOS BASED CURRENT MIRROR

Neha Singh, Harshit Kumar

**Abstract**— This paper presents a high performance current mirror (CM) in which the current range is so high. In this paper, a low power design of current mirror using floating gate MOS transistor is presented. The proposed CM offers extremely high degree of wide operating current range. The proposed CM is being simulated by using CADANCE Virtuoso in TSMC 0.18  $\mu\text{m}$  using CMOS technology, using a single supply voltage of 0.3 V. The circuit is shown to have high current copying accuracy for a range of (0–1000  $\mu\text{A}$ )

**Index Terms**—FGMOS, Compliance voltage, Low power, Current mirror.

## I. INTRODUCTION

In today's scenario, the technology has been scaling down. According to the market, there is a growing demand of portable equipment towards the development of low-voltage low-power analog signal processing circuits [4]. The main requirement for low voltage (power) operation is to maintain the same speed, accuracy, and area of current "high-voltage" designs. The low supply voltage increases the battery lifetime and hence reduces the power consumption of the portable equipment [5].

The challenge that are being derived from market requirements is to reduce the power consumption of the circuit. Many new design techniques for low voltage analog circuits are available [3], for instance:-

- MOSFETs operating in the sub-threshold region
- Bulk driven transistors
- self-cascode structures
- Floating gate MOS (FGMOS)
- The level shifter techniques.

Among these, the low voltage technique FGMOS has gained prior importance due to its ability to reduce or remove the threshold voltage requirement of the circuit.

This paper discusses characteristics of current mirror which is being based on FGMOS. This paper comprises of the

*Neha Singh*, Department Name, ECE University/ College/ Organization Name, AKGEC, City Name, Ghaziabad Country Name, India Phone/ Mobile 8882635930.

*Harshit Kumar*, His Department Name: ECE, University/ College/ Organization Name: AKGEC, City Name: Ghaziabad, Country Name: India, Phone/ Mobile No.: 8826319007.

following sections, in II (second) section current mirror has been described as per discussed in various literature. The FGMOS have been discussed in section III. The proposed circuit have been discussed in section IV and then in continuation with the simulation result in V.

## II. CURRENT MIRROR

A current mirror is a circuit designed to copy a current through one active device by controlling the current in another active device of a circuit, keeping the output current constant regardless of loading [1, 2]. The current being 'copied' can be, and sometimes is, a varying signal current.

The current mirrors (CM) are the basic element, which are the integral part of VLSI circuits. They are based on analog design. It is one of the basic building blocks in CMOS based analog integrated circuits. The main parameters of current mirror on which its performance depends are input and output impedance, current transfer ratio, bandwidth and input and output voltage requirements [6].

The Current mirror, as known, is a basic building block for various applications like current mode applications and it is also being used in voltage mode applications to bias the circuits like OTA, current conveyers, differential amplifier etc. [3].

It is very useful block in analog and mixed mode circuit applications. Since low power is a very necessary design constraint now a days, so this designed current mirror can be very useful when supply low operation is the primary concern [8, 9].

Precision off-chip source or fancy on-chip analog circuit




Fig 1: Current Mirror

### III. FLOATING GATE MOSFET

FGMOS is a floating gate mosfet or multi input floating gate transistor by which the threshold voltage can be controlled and tuned by the values of capacitors and bias voltage applied [5].




Figure 2: (a) Symbol of FMGOS; (b) FGMOS equivalent circuit.

The Fig 2 shows the symbol of n-input FGMOS in 2(a) and its equivalent circuit in 2(b). The voltage on floating gate (FG)  $V_{FG}$  is given by [7]

$$V_{FG} = \sum_{i=1}^N \frac{C_i}{C_T} V_i + \frac{C_{GS}}{C_T} V_S + \frac{C_{GD}}{C_T} V_D + \frac{Q_{FG}}{C_T}$$

Where  $C_i$  is the set of input capacitors,

$$C_T = C_1 + C_2 + C_{FGS} + C_{FGD} + C_{FGB}$$

Where  $C_T$  is the total capacitance of the gate.  $C_{FGD}$ ,  $C_{FGS}$ , and  $C_{FGB}$  are the overlap capacitances of floating gate with drain, source, and bulk.  $V_D$ ,  $V_S$ ,  $V_B$  are the drain voltage, source voltage and bulk voltage.

Floating Gate MOS technology is a low voltage design technique with its attractive features such as reduced circuit complexity and simplified signal processing chain of a design. [1]. It operates normally below the operational limits of supply voltage levels for a particular technology and thus consumes less power than the minimum power required for a CMOS circuit of same technology without compromising on device performance [2].

There are various applications of FGMOS transistors in neural networks, voltage-controlled resistors, electronic programming, current mirrors, and digital-to-analog and analog-to-digital converters, multipliers, squares, operational trans conductance amplifier, etc.

### IV. PROPOSED CURRENT MIRROR

In the proposed current mirror the following transistors M2–M4 implement the RGC stage. The over drive voltage  $\delta V_{DS2P}$  of M2 is regulated by M3 and M4 transistors.

In order to yield high output impedance, it follows the same principle as that of cascode but employs a feedback loop amplifier (M4 and IB1). This prevents variations in

drain-to-source voltage of M2. The Proposed current mirror is realized using conventional gate-driven MOS transistors.




Fig. 3. Proposed current mirror circuit.

The low voltage technique is being used in this circuit for the low power and low supply. The advantage of this technique is linearity.

Table1: W and L of MOS transistors used in proposed CMs.

Transistors	W ( $\mu\text{m}$ )	L ( $\mu\text{m}$ )	Transistors	W ( $\mu\text{m}$ )	L ( $\mu\text{m}$ )
M1	25	0.24	M6	5.33	0.24
M2	25	0.24			
M3	10	0.24			
M4	10	0.24			
M5	2.24	0.24			

$C_1=C_2=100\text{pF}$ ,  $R_1=R_2=100\text{Ff}$ ,  $V_b=0.3\text{V}$ ,  $V_{ss}=\pm 0.3\text{V}$ ,  $I_{b1}=I_{b2}=I_{b3}=10\text{uA}$

### V. SIMULATION

In this section, simulation results of the proposed CM have been presented. The proposed circuit has been simulated by Cadence Virtuoso in TSMC 0.18  $\mu\text{m}$  CMOS technology, using a single supply voltage of 0.3 V.

The fig4 shows the graph between the output current and input current. The current transfer characteristics of proposed circuit from 0 to 1000  $\mu\text{A}$  is shown in Fig. 4 It shows the input current ranging from 0 to 1000  $\mu\text{A}$  as compared to conventional which has range from 0 to 700  $\mu\text{A}$ .




Fig.4 Current transfer characteristics of Proposed for input current ranging from 0to1000  $\mu$ A.




Fig. 6 Iout and Vout of proposed CM

Table 2: Simulated results for proposed CM

Parameters	Proposed CM
Technology	0.18um
Power supply	0.3V
Input current range	1000uA
Power consumption	156.65uW




Fig 5: Power consumption of the proposed CM

The fig 5 tells about the power consumption of the proposed CM which is 156.65uW at 100uA.

REFERENCES

- [1] Akanksha Ninawe, Richa Srivastava, Akanksha Dewaker, Maneesha Gupta. Design of Low-Voltage, Low-Power FGMOS Based Voltage Buffer, Analog Inverter and Winner-Take-All Analog Signal Processing Circuits. *Circuits and Systems*, Vol 7, pp 1-10, 2016.
- [2] Rodriguez-Villegas, E. Low Power and Low Voltage Circuit Design with the FGMOS Transistor (IET Circuits, Devices and Systems Series 20). The Institution of Engineering and Technology, London, (2006)
- [3] S. S. Rajput and S. S. Jamuar, "Low voltage, low power high performance current mirror for portable analogue and mixed mode applications," *IEE Proc. Circuits Devices and Syst.*, vol. 148, no. 5, pp. 273-278, Oct. 2001.
- [4] Maneesha Gupta n, Richa Srivastava, Urvashi Singh. Low-voltage low-power FGMOS based VDIBA and its application as universal filter. Vol, 46, pp 125-134, Dec 2014.
- [5] Maneesha Gupta, Richa Srivastava, and Urvashi Singh, Low Voltage Floating Gate MOS Transistor Based Differential Voltage Squarer. *Hindawi Publishing Corporation ISRN Electronics* Volume 2014, pp 6, 2014.
- [6] Charu Ranaa, Neelofer Afzalb, Dinesh Prasadb, A high performance bulk driven quasi floating gate MOSEFT based current mirror. *Procedia Computer Science*, vol 79, pp 747 – 754, 2016.

- [7] M. Gupta and R. Pandey, "FGMOS based voltage-controlled resistor and its applications," *Microelectronics Journal*, vol. 41, no. 1, pp. 25–32, 2010
- [8] Rajput, S.S.; Jamuar, S.S., "Low voltage analog circuit design techniques," *Circuits and Systems Magazine, IEEE*, vol.2, no.1, pp.24, 42, first Quarter 2002.
- [9] Ramirez-Angulo, J.; Carvajal, R.G.; Torralba, A., "Low supply voltage high-performance CMOS current mirror with low input and output voltage requirements," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol.51, no.3, pp.124, 129, March 2004.



**Neha Singh** received her B.Tech degree in Electronics and Communication Engineering from Uttar Pradesh Technical University India in 2014. This author is pursuing M.Tech in VLSI design from A.K.G. Engineering College, Ghaziabad Uttar Pradesh, India. Her major areas of research work include VLSI Design.



**Harshit Kumar** received his B.Tech degree in Electronics and Communication Engineering from Uttar Pradesh Technical University India in 2014. This author is pursuing M.Tech in VLSI design from A.K.G. Engineering College, Ghaziabad Uttar Pradesh, India. His major areas of research work include VLSI and Analog Circuit Design.