

A NEW HIGH EFFICIENCY HIGH POWER FACTOR INTERLEAVED THREE-PHASE SINGLE-STAGE AC-DC CONVERTER WITH FLYING CAPACITOR

G. Deekshath, Dr. G.V.Marutheswar

ABSTRACT—A new high efficiency High Power Factor interleaved three-phase AC-DC single-stage multilevel is proposed in this paper. The proposed converter can operate with reduced input current ripple and peak switch currents due to its interleaved structure, a constant output inductor current due to its three-level arrangement, and enhanced light-load efficiency as some of its switches can be turned ON using soft switching. In the paper, the operation of the converter is explained, the steady-state Characteristics of the new converter are determined, and its design is discussed. The proposed converter will have better transient performance. The feasibility of the new converter is confirmed with experimental results obtained from MATLAB/Simulink and its efficiency is compared to that of another multilevel converter of similar type.

Index Terms—AC-DC power factor correction, phase-shifted modulation, single-stage converters, three-level converters, three phase systems.

I. INTRODUCTION

AC-DC power supplies need to be implemented with some sort of input power factor correction (PFC) to comply with harmonic standards such as IEC 1000-3-2 [1]. PFC techniques can generally be classified as follows:

1) Passive methods that use inductors and capacitors to filter out low-frequency input current harmonics to make the input current more sinusoidal. Although these converters implemented with such PFC are simple and inexpensive, they are also heavy and bulky, and thus, passive methods are used in a limited number of applications.

2) Two-stage converters that use a pre regulator to make the input current sinusoidal and to control the intermediate dc bus voltage along with a dc-dc converter to produce the desired output voltage. Such converters, however, require two separate switch-mode converters so that the cost, size, and complexity of the overall ac-dc converter are increased.

3) Single-stage power-factor-corrected (SSPFC) converters that have PFC and isolated dc-dc conversion in a single power converter so that they are

simpler and cheaper than two-stage converters. Several single-phase [2]–[4] and three-phase [5]–[16] converters have been proposed in the literature, with three-phase converters being preferred over single-phase converters for higher power applications.

Previously proposed three-phase single-stage ac-dc converters, however, have at least one of the following drawbacks that have limited their widespread use:

1) They are implemented with three separate ac-dc single stage modules [5]–[7], which increase cost and introduce issues related to the synchronization of all three modules.

2) The converter must be implemented with switches and bulk capacitors with very high-voltage ratings as they are exposed to very high voltages [9], [10], [13], [14].

3) The converter has difficulty performing PFC and dc-dc conversion simultaneously, which results in significant input current distortion [8].

4) The converter must be controlled using very sophisticated techniques and/or nonstandard techniques [2]–[4]. This is especially true of resonant-type converters that need variable switching frequency control methods to operate.

5) The converter has a very high output ripple as its output current must be discontinuous. Secondary diodes with high peak current ratings and large-output capacitors to filter the ripple are needed [5]–[11].

6) There is a need to have a large-input filter to filter out large-input current ripple as this current is discontinuous with high peaks [5], [6], [9], [10], [13]–[16].

A three-phase, single-stage three-level converter proposed in [16] mitigates these drawbacks. Although the converter proposed in that paper was an advance over previously proposed three-phase single-stage converters, it still suffered from the need to have a discontinuous output inductor current at light load conditions to keep the dc bus capacitor voltage less than 450 V, and it needed to operate with discontinuous input current, which resulted in high component current stress and the need for significant input filtering due to the large amount of ripple.

The topology proposed in [17], which is shown in Fig. 1, is a high efficiency High Power Factor interleaved three-phase single-stage converter that has an interleaved structure; this structure is a very popular structure in power electronics converters [18]–[21]. The topology in [17] also has an output current that is continuous for almost all load ranges, a dc bus voltage that is less than 450 for all load conditions, and a superior input current harmonic content.

In this paper, a new high efficiency High Power Factor interleaved three-phase single-stage PFC ac–dc converter that uses flying capacitor structure with standard phase-shift pulse width modulation (PWM) is presented to improve efficiency of the converter particularly at light-load conditions and further the three winding transformer is replaced by two winding transformer. This two winding transformer with reduced losses and minimum magnetizing current will improve the efficiency of the circuit. The size, cost, and weight of the proposed converter is less when compared with the previous converter. With the addition of the DC blocking capacitor in the secondary circuit the reactive power consumed by the converter will be very less. The operation of the converter is explained, the steady state characteristics of the new converter are determined, and its design is discussed. The feasibility of the new converter is confirmed with experimental results obtained from a prototype converter, and its efficiency is compared to that of another multilevel converter of similar type.

II. PROPOSED CONVERTER TOPOLOGY

In this paper, a new high efficiency High Power Factor interleaved three-phase single-stage PFC ac–dc converter that uses flying capacitor structure with standard phase-shift pulse width modulation (PWM) is presented to improve efficiency of the converter particularly at light-load conditions. The operation of the converter is explained, the steady state characteristics of the new converter are determined, and its design is discussed. The feasibility of the new converter is confirmed with experimental results obtained from a prototype converter, and its efficiency is compared to that of another multilevel converter of similar type. The converter and its key waveforms are shown in Figs. 1 and 2, respectively.




Fig. 1. Proposed single-stage three-level ac–dc converter.




Fig. 2. Typical waveforms for the proposed converter.

The proposed converter uses auxiliary windings that are taken from the converter transformer to act as “magnetic switches” to cancel the dc bus capacitor voltage so that the voltage that appears across the diode bridge output is zero. Auxiliary Winding 1 ($N_{aux1}/N_1 = 2$) cancels out the dc bus voltage when the primary voltage of the main transformer is positive, so that the output voltage of Diode Bridge 1 (DB1) is zero, and the currents in input inductors L_{a1} , L_{b1} , and L_{c1} rise. Auxiliary Winding 2 ($N_{aux2}/N_1 = 2$) cancels out the dc bus voltage when the primary voltage of the main transformer is negative, so that the output voltage of Diode Bridge 2 (DB2) is zero, and the currents in input inductors L_{a2} , L_{b2} , and L_{c2} rise.

When there is no voltage across the main transformer primary winding, the total voltage across the dc bus capacitors appears at the output of the diode bridges, and the input currents falls since this voltage is greater than the input voltage. If the input currents are discontinuous, the envelope of the input current will be sinusoidal and in phase with the input voltages. The converter has the following modes of operation during a half switching cycle; equivalent circuit diagrams that show the converter’s modes of operation are shown in Fig. 3:

For the convenience of the mode analysis in steady state, several assumptions are made as follows:

- (a) The switches are ideal except for its internal diode.
- (b) The transformer is ideal except for its magnetizing inductance L_M .
- (c) The output capacitor C_o and DC blocking capacitor C_b are large enough to be considered as constant DC voltage sources V_o and V_{cb} , respectively.
- (d) The proposed circuit is operated in boundary conduction mode (BCM).

Mode 1 ($t_0 \leq t \leq t_1$): During this interval, switches S1 and S2 are ON. It should be noted that both dc bus capacitors and the flying capacitor are charged to half of the dc bus voltage. In this mode, energy from dc bus capacitor C1 flows to the output load. Due to magnetic coupling, a voltage appears across Auxiliary Winding 1 that is equal to the dc bus voltage, but with opposite polarity. This voltage cancels the total dc bus capacitor voltage so that the voltage at the diode bridge output is zero, and the input currents in La1, Lb1, and Lc1 rise. At this moment, although $V_{sec} = V_{in}/n$ across the transformer secondary side may be lower than V_o , the sum of $V_{sec} = V_{in}/n$ and V_{cb} applied to the input side of output LC filter is higher than the output voltage V_o . Therefore, D1 is conducting and the input energy is transferred to the load side through forward operation. And, the voltage across D2 is $V_{in}/n + V_{cb}$ and that across D3 can be clamped on V_o by D1.


Mode 2 ($t_1 \leq t \leq t_2$): In this mode, S1 is OFF, and S2 remains ON. Capacitor Cs1 charges and Cs4 discharges through C_f until the voltage across Cs4, the output capacitance of S4, is clamped to zero. The energy stored in the input inductor during the previous mode starts being transferred into the dc bus capacitors. This mode ends when S4 turns ON with ZVS.

Mode 3 ($t_2 \leq t \leq t_3$): In Mode 3, S1 is OFF, and S2 remains ON. The energy stored in input inductor L1 during Mode 1 is transferring into the dc bus capacitors. The voltage that appears across Auxiliary Winding 1 is zero. The primary current of the main transformer circulates through D1 and S2. With respect to the converter's output section, the load capacitor and inductor current freewheels in the secondary of the transformer, which defines a voltage across the load filter inductor that is equal to $-V_1$ and V_{cb} .

Mode 4 ($t_3 \leq t \leq t_4$): In this mode, S1 and S2 are OFF. The energy stored in L1 continues to be transferred into the dc bus capacitor. The primary current of the transformer discharges the output capacitor of Cs3. If there is enough energy in the leakage inductance, the primary current will completely discharge the body capacitor of Cs3, and current will flow through the body diode of S3. This current also charges C2 through the body diodes of S3

and S4. Switch S3 is switched ON at the end of this mode. While the energy stored in L_M is released to the load side through D2 and D3, the transformer secondary current also charges the balancing capacitor C_b as much as discharged quantity. At the same time, the current through L_o freewheels via D2. Since $n(V_o + V_{cb})$ is applied to L_M , I_{LM} is linearly decreased with the slope of $n(V_o + V_{cb})/L_M$. Subsequently, when I_{LM} reaches zero.

Mode 5 ($t_4 \leq t \leq t_5$): In this mode, S3 and S4 are ON, and energy flows from capacitor C2 to the load. A voltage appears across Auxiliary Winding 2 that is equal to the dc bus voltage, but with opposite polarity to cancel out the dc bus voltage. The voltage across the boost inductors L2 ($L_2 = L_{abc2}$) becomes only the rectified supply voltage of each phase, and the current flowing through each inductor increases.






Fig. 3. Modes of operation. (a) Mode 1 ($t_0 < t < t_1$). (b) Mode 2 ($t_1 < t < t_2$). (c) Mode 3 ($t_2 < t < t_3$). (d) Mode 4 ($t_3 < t < t_4$). (e) Mode 5 ($t_4 < t < t_5$).

This mode ends when the energy stored in L_1 is completely transferred into the dc bus capacitor. For the remainder of the switching cycle, the converter goes through Modes 6–10, which are identical to Modes 1–5 except that S_3 and S_4 are ON instead of S_1 and S_2 and DB_2 conducts current instead of DB_1 .

The input current is the sum of currents i_{L1} and i_{L2} , corresponding to each set of input inductors, with each inductor having a discontinuous current. However, by selecting appropriate values for $L_{a1} = L_{b1} = L_{c1}$ and $L_{a2} = L_{b2} = L_{c2}$, two inductor currents such as $i_{L_{a1}}$ and $i_{L_{a2}}$ can be made to overlap each other so that the input current can be made continuous, thus reducing the size of input filter significantly.

There is a natural 180° phase difference between the currents in L_1 and the currents in L_2 as one set of currents rises when the transformer primary is impressed with a positive voltage, and the other set rises when the transformer primary is impressed with a negative voltage.

It should be noted that standard phase-shift PWM can be implemented in the converter, and thus, a standard phase-shift PWM IC can be used to generate the gating signal. This can be seen from Fig. 3 and the modal circuit diagrams. Switches S_2 and S_3 is not allowed to be ON at the same time, and switches S_1 and S_4 are not allowed to be ON simultaneously as well.

The converter is in an energy-transfer mode whenever switches S_1 and S_2 are ON or S_3 and S_4 are ON. It is in a freewheeling mode of operation whenever switches S_1 and S_3 or S_2 and S_4 are ON.

The sequence of alternating energy transfer and freewheeling modes that occur during a switching cycle corresponds to the same sequence of modes that exists in a standard two-level phase-shift PWM full-bridge converter.

III. CONVERTER ANALYSIS

The proposed interleaved topology with flying capacitor can guarantee a ZVS turn-on for its very top and very bottom switches in a way that the converter

cannot. To understand why this is so, first consider a standard two-level ZVS-PWM dc–dc full-bridge converter operating with phase shift PWM. For this converter, the leading leg switches (switches that are turned ON when the converter enters a freewheeling mode of operation) of this converter can be turned ON with ZVS. This is due to the fact that the transformer primary current is dominated by reflected output inductor current during this transition so that there is sufficient energy available to turn ON the leading leg switches with ZVS. It is the lagging leg switches (switches that are turned ON when the converter is exiting a freewheeling mode) that lose their ability to turn ON with ZVS under light-load conditions as it is only the transformer primary leakage inductance energy that is available to discharge and charge the appropriate switch output capacitances.




Fig. 4. Flying capacitor versus diode-clamped three-phase single-stage converter. (a) Mode 2 in the proposed flying capacitor converter ($t_1 < t < t_2$) (b) Mode 2 in diode-clamped converter ($t_0 < t < t_1$).

Now consider the converter as shown in Fig. 4(b). It can be seen in Fig. 4(a) that the converter enters a freewheeling mode of operation when switch S_1 is turned OFF. The converter exits this freewheeling mode by the turning OFF of S_1 and then the simultaneous turning ON of switches S_3 and S_4 . During this transition, it is only the leakage inductance energy that is available to turn S_3 and S_4 ON with ZVS. Similarly, switch S_1 and S_2 are turned ON when the converter exits the other freewheeling mode of the switching cycle, again, with only the leakage inductance energy available to discharge their output capacitances. What this means is that all the converter switches lose the ability to turn ON with ZVS under light-load conditions as only leakage inductance energy is available to discharge their output capacitances just before they are turned ON.

With respect to the proposed converter, as can be seen from Mode 2 (just like Mode 7), shown in Fig. 4(a), when S1 (or S4) turns OFF and the converter enters a freewheeling mode of operation, the energy available to charge the output capacitance of S1 (or S4 in Mode 7) and discharge the output capacitance of S4 (or S1 in Mode 7) is the energy stored in leakage inductance plus the energy in output filter inductor that is “reflected” to the primary. Since the energy in the filter inductor is large compared to that required to charge/discharge the capacitances, the body capacitance of S4 (or S1 in Mode 7) can be discharged completely through flying capacitor C_f . Once this happens, switch S4 (or S1 after Mode 7) can be turned ON with ZVS in anticipation for later on in the switching cycle when the converter exits a freewheeling mode of operation.

The ZVS turn-on for switches S1 and S4, when the converter is exiting a freewheeling mode of operation cannot happen for the converter as can be seen in Fig. 4(b). This is because there is no flying capacitor in the converter that provides a path for current to flow through when the converter enters a freewheeling mode of operation. These switches can only turn ON with ZVS if there is sufficient transformer leakage inductance energy to discharge the output capacitance of these devices when the converter is exiting a freewheeling mode of operation. Since this is rarely the case when the converter is operating under light-load conditions, these switches will not turn ON with ZVS. As a result, the proposed converter with flying capacitor has better light-load efficiency than the converter because two of its switches can always turn ON with ZVS, regardless of the load.

IV. DESIGN GUIDELINES

General considerations that should be taken into account when trying to design the proposed converter are discussed in this section of the paper. The key parameters values in the design of the converter are output inductor L_o , transformer turns ratio N , and input inductor L_{in} . The following should be considered when trying to select values for these components:

A. Transformer Turns Ratio N

The value of N affects the primary-side dc bus voltage. It determines how much reflected load current is available at the transformer primary to discharge the bus capacitors. If N is low, the primary current may be too high, and thus, the converter will have more conduction losses. If N is very high, then the amount of current circulating in the primary side is reduced, but the primary current that is available to discharge the dc-link capacitors may be low, and thus, dc bus voltage may become excessive under certain operating conditions (i.e., high line). The minimum value of N can be found by considering the case when the converter must operate with minimum input line and, thus, minimum primary-

side dc bus voltage and maximum duty cycle. If the converter can produce the required output voltage and can operate with discontinuous input and continuous output currents in this case, then it can do so for all cases.

B. Output Inductor L_o

The output inductor should be designed so that the output current is made to be continuous under most operating conditions, if possible. The minimum value of L_o should be the value of L_o with which the converter’s output current will be continuous on the when the converter is operating with maximum input voltage, minimum duty cycle, and minimum load. If this condition is met, then the output current will be continuous for all other converter’s operating conditions. On the other hand, the value of L_o cannot be too high as the dc bus voltage of the converter may become excessive under very light-loads conditions.

C. Input inductor L_{in} :

The value for L_1 and L_2 should be low enough to ensure that their currents are fully discontinuous under all operating conditions, but not solo was to result in excessively high peak currents. It should be noted that input current is summation of inductor currents i_{L1} and i_{L2} which are both discontinuous. However, by selecting appropriate values for $L_1 (= L_{a1} = L_{b1} = L_{c1})$ and $L_2 (= L_{a2} = L_{b2} = L_{c2})$ in such a way that two inductor currents such as i_{La1} and i_{La2} have to overlap each other, the input current can be made.

D. Flying Capacitor C_f

The flying capacitor is charged to half of the dc bus voltage. When the converter is operated with phase-shift PWM control, as shown in Fig. 2, C_f is generally decoupled from the converter except during certain switching transitions, such as when S_1 is turned OFF to start Mode 2 and when S_4 is turned OFF during the equivalent mode later in the switching cycle; therefore, there is little opportunity for C_f to charge and discharge during a switching cycle. As a result, the converter can be designed according to the design procedure as the operation of the two converters is very similar.

The following expression states the relation between C_f and its ripple voltage based on reflected load current:

$$C_f = \frac{I_o \Delta t}{\Delta V_{Cf}} = \frac{I_o(0.5 - D_{max})}{N f_s \Delta V_{Cf}} \quad (1)$$

Where I_o is output current, D_{max} is maximum duty cycle, N is transformer turns ratio, f_s is switching frequency, and ΔV_{Cf} is the peak-to-peak ripple voltage of C_f . For maximum load $P_o = 1.1$ kW and output voltage $V_o = 48$ V, the output current is $I_o = 23$ A. If the maximum duty cycle is assumed to be $D_{max} = 0.4$, the transformer turns ratio is $N = 2.5$, and the switching frequency is $f_{sw} = 100$ kHz, then a 0.5% ripple for flying capacitor voltage results in $\Delta V_{Cf} = 0.005 \times 400 =$

2 V so that the minimum value for C_f according to (1) is $C_f = 4.6 \mu\text{F}$.

E. Voltage conversion ratio

The voltage conversion ratio of the proposed converter can be obtained by applying the volt-second balance rule on L_M and L_o .

The voltage across L_M is V_{in} and $n(V_o + V_{cb})$ during $t_0 - t_3 = DT_s$ and $t_3 - t_5 = (1-D)T_s$, respectively. Therefore, following equation can be obtained.

$$DV_{in} = n(V_o + V_{cb}) \times (1 - D) \tag{2}$$

Where D and T_s are operating duty ratio and one switching cycle, respectively.

Similarly, the voltage across L_o is $V_{in}/n + V_{cb} - V_o$ and V_o during $t_1 - t_0 = DT_s$ and $t_2 - t_1 = (1-D)T_s$, respectively. Therefore, following equation can also be obtained.

$$V_o = \frac{DV_{in}}{n} + DV_{cb} \tag{3}$$

Combining equations (2) and (3) gives the voltage V_{cb} across the balancing capacitor C_b as

$$V_{cb} = DV_o = \frac{D^2}{n(1-D^2)} V_{in} \tag{4}$$

From equation (2) and (4), the output voltage V_o can be obtained as

$$V_o = \frac{DV_{in}}{n(1-D^2)} \tag{5}$$

V. EXPERIMENTAL RESULTS

An experimental prototype of the proposed three-level converter and the converter shown in Fig. 1 were built to compare their performance. The prototypes were designed according to the following specifications:

- Input voltage $V_{in} = 208 \pm 10\% V_{rms}$ (line-line);
- Output voltage $V_o = 48 \text{ V}$;
- Output power $P_o = 1.1 \text{ kW}$;
- Switching frequency $f_{sw} = 100 \text{ kHz}$.

The proposed converter was implemented with phase-shift modulation using a MATLAB as shown in fig. 5: It should also be noted that no attempt was made to optimize the prototype magnetics and layout, and the prototypes that were built were merely proof-of-concept prototypes aimed to confirm certain concepts. The components parameters were $L_{in} = 140 \mu\text{H}$, $L_o = 100 \mu\text{H}$, and $C_1, C_2, C_f = 2200 \mu\text{F}$. The auxiliary transformer ratio was 1:2, and the main transformer ratio was 2.5:1.

Typical waveforms are shown in Fig. 7. Fig. 7(a) shows input voltage and current, and Fig. 7(b) shows the voltage across the primary side of the main

transformer of the new converter. Fig. 7(c) shows the voltage and current of the switch S_4 .







Fig. 6: MATLAB model of proposed converter



(a)



(b)



(c)

Fig. 7. Typical converter waveforms. (a) Input current and voltage (b) Primary voltage of the main transformer (c) V_{ds} and I_d current of S_4

It can be seen that the proposed converter can operate with nearly sinusoidal input currents with no dead band regions. It is a multilevel full-bridge converter in which the switch voltage stress is half the dc bus voltage; it also can operate with a continuous output current, unlike most other converters of the same type.

With the addition of a capacitor C_b in the secondary circuit will reduce the reactive power demand of the secondary circuit. So the power factor of the entire

circuit is improved. Further the three winding transformer is replaced by a two winding transformer which leads decrease in the core size and magnetizing current of the transformer .The power factor correction of the proposed converter is same as that of the previous converter but which acts at faster rate as shown in the fig. 8:




Fig. 8: power factor of the proposed converter

The performance of the proposed converter under transient operation is better than the previous converter. The settling time of the proposed converter is 0.04s where as in previous converter is 0.06s.




Fig.9. Efficiency of PWM and PSM three-level single-stage ac-dc converters.

Fig. 9: shows a graph of curves of efficiency versus output load for the two converters. What is of interest in this figure are the characteristics of the two efficiency curves rather than the actual efficiency numbers, which were obtained from proof-of concept prototypes. It can be seen that the proposed converter has a higher efficiency than the converter shown in Fig. 1 under light-load conditions and that the efficiency of the two converters is almost the same under heavy-load conditions. This is because under light-load conditions, where there is generally insufficient energy to discharge the switch output capacitances when a converter is exiting a freewheeling mode of operation, the new converter has a flying capacitor C_f that provides a path to discharge the output capacitance of the very top switch and the very bottom switch before the converter enters a freewheeling mode.

As a result of the fact that two of its switches can always be turned ON with ZVS, the proposed

converter has improved efficiency while maintaining all the advantageous features of the converter proposed in such as reduced input current ripple and peak currents ,an output current that is continuous over most of the load range, primary switch voltage stresses that are below $450 V_{dc}$ for all load conditions, and a better input current harmonic content than the previously proposed converters of the same type. This is not possible for the converter. The measured efficiency and power factor of the proposed forward-fly back and conventional fly back converters. The proposed converter has the high power factor above 95% over a wide range of input voltage. Especially, its efficiency along wide input voltage range is above 88.71% and higher than the conventional converter by maximum 8.07% at 264Vrms. This high efficiency is due primarily to the small transformer offset current and resultant reduced core loss. The Fig. 10: shows the block diagram of the output voltage, transformer secondary voltage and the voltage stress across the diode D1.




Fig. 10: output voltage, transformer secondary voltage and the voltage stress across diode D1.

VI. CONCLUSION

A new high efficiency high power factor interleaved three-phase, three-level, ac-dc converter using standard phase-shift PWM was presented in this paper. In this paper, the operation of the converter was explained, and its feasibility was confirmed with experimental results obtained from a MATLAB/Simulink converter. The efficiency of the new converter was compared to that of another converter of the same type. The three winding transformer is replaced with two winding transformer so the magnetic inrush current is decreased and core size also reduces which leads to a better efficiency, especially under light-load conditions, and it was explained that this is because energy from the output inductor can always be used to ensure that the very top and the very bottom switches can be turned ON with ZVS, due to a discharge path that is introduced by its flying capacitor. It also shows that the transient operation the proposed converter is improved when compared with another converter of same type. With

the addition of a capacitor in the secondary circuit will reduce the reactive power demand of the whole circuit.

REFERENCES

[1] Limits for Harmonic Current Emission (Equipment Input Current > 16A per Phase), IEC1000-3-2, 1995.

[2] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Single-stage quasi-resonant fly back converter for a cost-effective PDP sustain power module," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2372–2377, Jun. 2011.

[3] H. S. Ribeiro and B. V. Borges, "New optimized full-bridge single-stage ac/dc converters," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2397 – 2409, Jun. 2011.

[4] N. Golbon and G. Moschopoulos, "A low-power ac-dc single-stage converter with reduced dc bus voltage variation," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3714–3724, Jan. 2012.

[5] H. M. Suraywanshi, M. R. Ramteke, K. L. Thakre, and V. B. Borghate, "Unity-power-factor operation of three-phase ac-dc soft-switched converter based on boost active clamp topology in modular approach," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 229–236, Jan. 2008.

[6] U. Kamnarn and V. Chunkag, "Analysis and design of a modular three-phase ac-to-dc converter using CUK rectifier module with nearly unity power factor and fast dynamic response," *IEEE Trans. Power Electron.*, vol. 24, no. 8, pp. 2000–2012, Aug. 2009.

[7] U. Kamnarn and V. Chunkag, "A power balance control technique for operating a three-phase ac to dc converter using single-phase CUK rectifier modules," in *Proc. IEEE Conf. Ind. Electron. Appl.*, 2006, pp. 1 – 6.

[8] J. Contreas and I. Barbi, "A three-phase high power factor PWM ZVS power supply with a single power stage," in *Proc. IEEE Power Electron. Spec. Conf. Rec.*, 1994, pp. 356–362.

[9] F. Cannales, P. Barbosa, C. Aguilar, and F. C. Lee, "A quasi-integrated AC/DC three-phase dual-bridge converter," in *Proc. IEEE Power Electron. Spec. Conf. Rec.*, 2001, pp. 1893–1898.

[10] F. S. Hamdad and A. K. S. Bhat, "A novel soft-switching high-frequency transformer isolated three-phase AC-to-DC converter with low harmonic distortion," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 35 –45, Jan. 2004.

[11] C. M. Wang, "A novel single-stage high-power-factor electronic ballast with symmetrical half-bridge topology," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 969–972, Feb. 2008.

[12] A. M. Cross and A.J. Forsyth, "A high-power-factor, three-phase isolated ac–dc converter using high-frequency current injection," *IEEE Trans. Power Electron.*, vol. 18, no. 4, pp. 1012–1019, Jul. 2003.

[13] P. M. Barbosa, J. M. Burdío, and F. C. Lee, "A three-level converter and its application to power factor correction," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1319–1327, Nov. 2005.

[14] Y. Xie, Y. Fang, and H. Li, "Zero-voltage-switching three-level three phase high-power-factor rectifier," in *Proc. IEEE Ind. Electron. Soc. Conf. Rec.*, 2007, pp. 1962–1967.

[15] B. Tamyurek and D. A. Torrey, "A three-phase unity power factor single stage ac–dc converter based on an interleaved flyback topology," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 308–318, Jan. 2011.

[16] M. Narimani and G. Moschopoulos "A novel single-stage multilevel type full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 31–42, Jan. 2013.

[17] M. Narimani and G. Moschopoulos "A new interleaved three-phasesinglestage PFC AC-DC converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 648–654, Feb. 2014.

[18] B. Tamyurek and D. A. Torrey, "A three-phase unity power factor single-stage ac-dc converter based on an interleaved flyback topology," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 308–318, Jan. 2011.

[19] H. S. Kim, J. W. Baek, M. H. Ryu, J. H. Kim, and J. H. Jung, "The high-efficiency isolated ac–dc converter using the three-phase interleaved LLC resonant converter employing the Y-connected rectifier," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4017–4028, Aug. 2014.

[20] N. Rocha, C. B. Jacobina, and C. D. Santos, "Parallel connection of two single-phase ac-dc-ac three-leg converter with interleaved technique," in *Proc. IEEE Ind. Electron. Soc. Conf.*, 2012, pp. 639–644.

First Author G.Deekshath is currently pursuing masters degree program in power systems in S.V. University college of engineering, Tirupathi, AP, India.

Second Author Dr. G.V.Marutheswar, professor, dept of EEE, S.V. University college of engineering, Tirupathi, AP, India.